Generally, an increase in load capacitance to a MOS logic output results in:
A) an increase in switching time.
B) a decrease in fan- out capability.
C) a decrease in switching time.
D) Both A and B
Correct Answer:
Verified
Q31: An IC logic gate draws 1.8 mA
Q32: Assume a Vcc of 5 V for
Q33: The logic devices that are most commonly
Q34: Which of the following IC logic families
Q35: The main difference between an SN7402 and
Q37: Two important points concerning emitter- coupled logic
Q38: The inherent signal delays produced by a
Q39: A logic device has the following specifications:
Q40: Exceeding the fan- out capability of a
Q41: The IC chip parameter that describes the
Unlock this Answer For Free Now!
View this answer and more for free by performing one of the following actions
Scan the QR code to install the App and get 2 free unlocks
Unlock quizzes for free by uploading documents