Multiple Choice
-Refer to Table 8- 1. Which series has the largest dc noise margin (VNL) ?
A) 74S/74LS/74AS/74F
B) 74/74LS/74ALS
C) 74/74AS/74F
D) 74/74ALS
Correct Answer:
Verified
Related Questions
Q58: The chief disadvantage of MOS technology is:
A)
Q59: If a logic pulser indicates a constant
Q60: A shorted input to ground or output