For a given PLD, if none of the input to the OR gate are connected, the output of this gate will be:
A) invalid.
B) tri- state.
C) LOW.
D) HIGH.
Correct Answer:
Verified
Q1: The output line of an AND gate
Q2: Which of the following best describes PLD
Q3: What does an x represent on a
Q4: Which of the following best describes typical
Q5: Which of the following have a programmable
Q7: A blown input to an AND gate
Q8: The "dot" in a PLD diagram represents:
A)
Q9: Which of the following PLDs has two
Q10: The basic difference between a PROM and
Q11: Which of the following refers to a
Unlock this Answer For Free Now!
View this answer and more for free by performing one of the following actions
Scan the QR code to install the App and get 2 free unlocks
Unlock quizzes for free by uploading documents